UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,425	03/30/2004	Eric C. Samson	42P18586	5702
59796 INTEL CORPC	7590 12/08/200 PRATION	EXAMINER		
c/o INTELLEV P.O. BOX 5205		вае, јі н		
MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER
			2115	
			MAIL DATE	DELIVERY MODE
			12/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)				
Office Action Summary		10/814,425	SAMSON, ERIC C.				
		Examiner	Art Unit				
		JI H. BAE	2115				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	orrespondence address				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL'CHEVER IS LONGER, FROM THE MAILING Designs of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period or the to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinwill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1) 又	Responsive to communication(s) filed on <u>28 A</u>	uaust 2008					
-	• • • • • • • • • • • • • • • • • • • •	s action is non-final.					
3)	· 						
٥,١	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
4)⊠	Claim(s) <u>1-5,8,9 and 11-24</u> is/are pending in the	ne application.					
-	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
	6)⊠ Claim(s) <u>1-5,8,9 and 11-24</u> is/are rejected.						
	Claim(s) is/are objected to.						
-	Claim(s) are subject to restriction and/o	r election requirement.					
	ion Papers	·					
		.					
•	9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
10)[- 1 1						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notice (3) Inform	e of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) or No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate				

Application/Control Number: 10/814,425 Page 2

Art Unit: 2115

DETAILED ACTION

Response to Arguments

Applicant's arguments filed on 28 August 2008 have been fully considered but they are not persuasive.

Applicant has amendment independent claims 1, 8, 14, and 21 to further recite that the first and second processors perform tasks according to "triple buffered graphics processing".

However, the amendment fails to further define over the prior art. Deering teaches a system wherein the graphics processor is comprised of a plurality of super-sampled sample buffers

[Fig. 5, buffers 160A to 160N; col. 10, line 64 to col. 11, line 21]. Since Fig. 5 shows at least three buffers in the graphics processor 112, Deering therefore teaches that the graphics processing is carried out according to "triple buffered graphics processing".

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-5, 8, 9, and 11-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Deering, U.S. Patent No. 6,313,838 B1, in view of Lin et al., U.S. Patent Application Publication No. 2003/0233592 A1, in view of Luu et al., U.S. Patent no. 7,256,788 B1.

Regarding claim 1, Deering teaches:

providing a first processor of the system with a first task to perform [host CPU, Fig. 4];

Art Unit: 2115

providing a second processor of the system with a second task to perform, wherein performance of the second task will use a result of the first task [graphics accelerator/system, Fig. 4].

Deering does not teach requesting an adjustment to an operating point of one of the first and second processors.

Lin teaches:

requesting an adjustment to an operating point of a graphics processor to better manage power consumption in the electronic system, based on the time between completion of a task and its deadline [paragraph 12, 14, 29, and 30, load-per-frame vs. time-per-frame].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Lin with Deering by implementing the clock scaling techniques of Lin in the system of Deering.

Both Lin and Deering are directed towards graphics processors with real-time demands — specifically, rendering image frames at a desired frame rate. The teachings of Lin would improve the system of Deering by allowing Deering to operate at a desired frame rate, while at the same time preventing the unnecessary consumption of power [Lin, paragraphs 9-11].

Although the combination of Lin/Deering teaches the aforementioned subject matter, neither Lin nor Dearing teaches the step of signaling an interrupt to the first processor by the second processor upon completion of a second task [claim 1 amendments].

Luu teaches a graphics processing system wherein a CPU issues a set of graphics commands to a GPU. After issuing the commands, the CPU transitions to a power saving mode while the graphics processing is carried out by the GPU. When the graphics processing is completed, the GPU sends an interrupt to the CPU to indicate that it is ready to receive additional commands [col. 4, lines 39-49].

Art Unit: 2115

It would have been obvious to one of ordinary skill in the art to modify the combination of Lin/Deering by implementing the CPU power saving and interrupt steps taught by Luu.

Lin/Deering and Luu are both directed towards power saving techniques for graphics processing systems. Lin/Deering teaches a similar configuration to Luu; specifically, both Lin/Deering and Luu teach a processor which issues commands for rendering images to a graphics processor [Lin Fig. 3, Deering Fig. 4, Luu Fig. 2]. Luu teaches that in such systems, power savings may be achieved by putting the CPU (which is simply waiting for acknowledgement from the graphics processor that it is ready for additional commands) into a power saving mode. Therefore, the teachings of Luu would improve upon the combination of Lin/Deering by putting the CPU to sleep while the GPU renders the image, thus providing an additional measure of power savings.

The combination of Deering/Lin/Luu also teaches a data store for storing the result of a first task from the first processor, and that the interrupt issued by the second processor signals that additional commands may be sent to the second processor by storing them in the main memory [see "Response to Arguments", previous office action].

Additionally, since Deering teaches a graphics processor with at least three supersampled sample buffers [Fig. 5, buffers 160A to 160N], Deering teaches that graphics processing is carried out according to "triple buffered graphics processing".

Regarding claims 2 and 3, Lin teaches decreasing or increasing the clock frequency, depending on if the deadline was met [paragraph 30, clock is scaled based on difference between actual frame rendering time (load-per-frame) and predetermined time-per-frame].

Regarding claim 4, Lin and Deering teach that the tasks related to describing and rendering images at a desired frame rate [Deering, col. 3, lines 55-60, desirable frame rate].

Regarding claim 5, Lin teaches measuring the amount of time needed for the graphics processor to render a frame [load-per-frame]. Additionally, it would have been obvious to one

of ordinary skill in the art to measure any other time period that would contribute to the graphics processor meeting its targeted frame rate.

Regarding claim 8, Lin teaches a method comprising:

providing a processor with a workload that has a real-time demand [desired frame rate, paragraph 24 and 25]; and

setting a processor clock frequency requirement for the processor based on a deadline margin for the real-time demand [paragraphs 29 and 30, Fig. 4 and 6].

Deering teaches measuring the rendering time by measuring, for each polygon in the frame, a time between identifying each polygon to be rendered and a start time for the rendering [identifying, col. 3, lines 61-67, rendering set-up time, col. 4, lines 30-32].

Luu teaches that the GPU sends an interrupt to the CPU when it has completed rendering in order to indicate that it is ready to receive additional commands [col. 4, lines 39-49].

Regarding claim 9, Lin teaches that the real-time demand is a target frame rate.

Regarding claims 12 and 13, Lin teaches that the margin comprises a measurement of the time between completion of rendering an image and a start of display, and an estimate of the time needed to render and the target frame rate [paragraph 10, 30].

Regarding claims 14-24, the combination of Lin/Deering/Luu teaches the method of claims 1-5, 8, 9, and 11-13. Lin/Deering/Luu also teaches the system and article of manufacture to implement the claimed method.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JI H. BAE whose telephone number is (571)272-7181. The examiner can normally be reached on Monday-Friday, 10 am to 6:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/814,425 Page 7

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the

automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/JI H. BAE/ Examiner, Art Unit 2115 U.S. Patent and Trademark Office 571-272-7181 ji.bae@uspto.gov

/Thomas Lee/

Supervisory Patent Examiner, Art Unit 2115